IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants:

Yeo, et al.

Docket No.:

TSM03-0421

Serial No.:

10/608,287

Art Unit:

2812

Filed:

June 27, 2003

Examiner:

TBD

For:

Structure and Method for Forming the Gate Electrode in a Multiple-Gate

Transistor

Certificate of Mailing via First Class Mail (37 C.F.R. § 1.8(a))

Date of Deposit:

September 30, 2003

I hereby certify that the below listed correspondence is being deposited with the United States Postal Service on the date indicated above as first class mail in an envelope addressed to: Commissioner for Patents, P. O. Box 1450, Alexandria, VA 22313-1450.

Certificate of Mailing via First Class Mail (1 page)
Transmittal of Formal Drawings (1 page)
Drawing sheets (10 pages)
Information Disclosure Statement (1 page)
PTO/SB/08A (2 pages)
16 References Cited
Return Postcard

Respectfully submitted,

Kristin Hayes Legal Assistant

Slater & Matsil, L.L.P. 17950 Preston Rd., Suite 1000 Dallas, TX 75252

Tel: 972-732-1001 Fax: 972-732-9218



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants:

Yeo, et al.

Docket No: TSM03-0421

Filed:

June 27, 2003

Art Unit:

2812

Serial No.:

10/608,287

Examiner: TBD

Title:

Structure and Method for Forming the Gate Electrode in a Multiple-Gate

Transistor

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

TRANSMITTAL OF FORMAL DRAWINGS

Submitted herewith are 10 sheets of formal drawings for the above-identified application.

Respectfully submitted,

Attorney of Record Reg. No. 35,272

Slater & Matsil, L.L.P. 17950 Preston Rd., Suite 1000 Dallas, TX 75252-5793

Tel: (972) 732-1001 Fax: (972) 732-9218